Compact Modeling of the MOSFET in VHDL-AMS |
Christophe Lallement, christophe.lallement@ensps.u-strasbg.fr [1]
|
| [1] InESS (UMR 7163)/ ENSPS, Parc d’innovation, BP 10413, F-67412 Illkirch Cedex, France [2] LIP6 Integrated Systems Architecture Department, Université Pierre et Marie Curie, 12, rue Cuvier, 75252 Paris Cedex 05, France [3] LSM Microelectronic Systems Laboratory, Ecole Polytechnique Fédérale de Lausanne, CH-1015 Lausanne, Switzerland |
| Last update on February 10, 2006 |
This page contains the VHDL-AMS models that are discussed in the Chapter 9 of the book "Transistor Level Modeling for Analog/RF IC Design", published by Springer. Go here to get more details about the book. AbstractIn this chapter, we present the capabilities of the VHDL-AMS hardware description language for developing compact models. After a brief description of the VHDL-AMS language, we present two meaningful case studies on design oriented models of MOSFET. Files
|